A new circuit configuration for an MOS four-quadrant analog multiplier circuit is presented. It is based on the square-law I-V characteristics of the MOS transistor. Linearity is better then 0.14 % for an output swing of 36 % of the supply current. The bandwidth is from de to above 1 MHz.
INTRODUCTION
Four-quadrant analog multipliers are very useful building blocks in many circuits such as adaptive filters, frequency-shifters and modulators. Analog multipliers have got severe attention in bipolar technology [1] .Even in CMOS technology, multipliers using (lateral) bipolar transistors have been reported [2] . Until now only a few CMOS multiplier designs have been published. Single-quadrant multipliers have been reported in [3] and [4] . In [5] and [6] four-quadrant multipliers using switched capacitor techniques have been described. A continuous-time CMOS multiplier has been presented by Soo and Meyer [7] . Basically their circuit approach is a translation of the well-known bipolar circuit concept described by B. Gilbert [1] . In this paper we report a new approach for a four-quadrant analog multiplier which is realised in CMOS technology. This (3) is fulfilled. Equation (2) can now be rewritten as
Apart from the term K (V2-2V^) V2, equation (5) Fig. 4 shows the die photograph of the four-quadrant multiplier. This IC was fabricated in the IC processing facility of Twente University of Technology, using a retrograde twin well CMOS procès. As this procès has isolated n-wells, the circuit has been realised in PMOS because now the body-effect could be reduced by connecting the well-substrate to the source. The threshold voltage is -0.6 V. All devices have the same geometry: W=120 yin, L=10 um. Fig. 5 shows the performance of the multiplier as a frequency doubler; the input signals are two in-phase sine waves of 3.5 V p-p. The output is a sine wave of twice the input signal frequency and has a magnitude of 44 mV p-p measured over a 100 ß load resistor, i.e. an output current of 0.44 mA p-p. The total supply-current was 2.0 mA. Fig. 6 shows the multiplier performance as a modulator. A 3-5 vp-p triangle wave was applied to the V-j inputs and a 3*8 Vp-p sine wave was applied to the V2 input. The output current amplitude measured in a 100 Q load resistor was 0.9 mA p-p. The total supply-current was 1.0 mA.
With a 3 V de voltage applied to the V-j input the multiplier was used as a linear gain control circuit. The total harmonic distortion was measured as a function of the current-efficiency I0ut jpp^sup» by varying the magnitude of a 1 kHz sine wave applied to the V2 input. Fig. 7 shows the result. Fig. 8 shows the spectrum of the output signal with a 1 kHz sine wave of magnitude 1.7 Vp-p. The Fig. 1 The voltage controlled V-I converter. Fig. 2 Two-quadrant multiplier. 
